



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/779,801

02/18/2004

Makoto Ogawa

12377/6

9632

23838 7590 11/26/2008

KENYON & KENYON LLP  
1500 K STREET N.W.  
SUITE 700  
WASHINGTON, DC 20005

EXAMINER

FENNEMA, ROBERT E

ART UNIT

PAPER NUMBER

2183

MAIL DATE

DELIVERY MODE

11/26/2008

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b> 10/779,801	<b>Applicant(s)</b> OGAWA ET AL.	
	<b>Examiner</b> ROBERT E. FENNEMA	<b>Art Unit</b> 2183	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 09 September 2008.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 11-25 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 11-25 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)          | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____                                      |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)          | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____  | 6) <input type="checkbox"/> Other: _____                          |

### **DETAILED ACTION**

1. Claims 11-25 are pending. Claims 11, 14-19, and 23 have been amended as per Applicant's request.

### ***Claim Objections***

1. Claim 22 is objected to for "the changed group code" lacking antecedent basis.

### ***Claim Rejections - 35 USC § 102***

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 11-18 and 23-25 is rejected under 35 U.S.C. 102(b) as being anticipated by Bosshart et al. (EP 0279953A2, herein Bosshart).

3. As per Claim 11, Bosshart teaches: An information processing unit,  
comprising a decoder circuit selecting an instruction group corresponding to an inputted instruction code, based on a history of the inputted instruction code, and uniquely determining an instruction to be executed selected from a plurality of executable instructions in accordance with the inputted instruction code (Column 2, Lines 4-10, based on an opcode, an instruction is selected and executed), and  
wherein said decoder circuit comprises:  
a code linkage part linking a group code set based on a history of the inputted instruction code with the inputted instruction code (Column 2, Lines 4-10) , and outputting as an internal instruction code (Column 2, Lines 10-13);

an internal decoder part determining an instruction to be executed in accordance with an internal instruction code to be supplied (Column 2, Lines 10-17, the microinstruction instruction code (See Figure 3d)); and

wherein said plurality of executable instructions are sorted into a plurality of instruction groups in advance of program execution (Column 3, Line 57 – Column 4, Line 1, the groups are assigned at system boot-up from a pre-programmed memory) and each instruction is given with an instruction code different from others within the same instruction group (Figure 3D, and Column 5, Lines 51-53, every microinstruction has its own unique opcode as well), each instruction group having a certain instruction code to which an instruction belonging to another instruction group can be assigned (each microinstruction has a unique opcode, but the same instruction could be in multiple groups), and said decoder circuit outputting a control signal corresponding to the instruction assigned to the certain instruction code to a processor element, when said certain instruction code is inputted (Column 2, Lines 10-17).

4. As per Claim 12, Bosshart teaches: The information processing unit according to claim 11, wherein the instruction, which belongs to another instruction group and is assigned to the certain instruction code, is changeable (Column 3, Lines 34-38).

5. As per Claim 13, Bosshart teaches: The information processing unit according to claim 11, wherein each of the instruction groups has a plurality of the certain instruction

Art Unit: 2183

codes to which an instruction belonging to the other instruction group can be assigned (Column 2, Lines 10-17).

6. As per Claim 14, Bosshart teaches: An information processing unit, comprising a decoder circuit retaining information corresponding to a history of inputted instruction codes, selecting an instruction group corresponding to an inputted instruction code based on the information, and uniquely determining an instruction to be executed selected from a plurality of executable instructions in accordance with the inputted instruction code (Column 2, Lines 4-10, based on an opcode, an instruction is selected and executed), and

wherein said decoder circuit comprises:

a code linkage part linking a code concerning said information with the inputted instruction code (Column 2, Lines 4-10), and outputting as an internal instruction code (Column 2, Lines 10-13);

an internal decoder part determining an instruction to be executed in accordance with an internal instruction code to be supplied (Column 2, Lines 10-17, the microinstruction instruction code (See Figure 3d)); and

wherein said plurality of executable instructions are sorted into a plurality of instruction groups in advance of program execution (Column 3, Line 57 – Column 4, Line 1, the groups are assigned at system boot-up from a pre-programmed memory), each instruction is given with an instruction code different from other instruction codes

Art Unit: 2183

within the same instruction group (Figure 3D, and Column 5, Lines 51-53, every microinstruction has its own unique opcode as well), and said decoder circuit temporarily changes the information when a certain instruction code is inputted (Column 2, Lines 10-17).

7. As per Claim 15, Bosshart teaches: The information processing unit according to claim 14, wherein said decoder circuit determines an instruction to be executed, based on a global instruction code only, irrespective of the information corresponding to the history of instruction codes, when the global instruction code is inputted (Column 2, Lines 7-10).

8. As per Claim 16, Bosshart teaches: An information processing unit executing an instruction determined in accordance with an inputted instruction, comprising a decoder circuit retaining information corresponding to an input history of a plurality of inputted instruction codes (Column 2, Lines 4-10), and uniquely determining an instruction to be executed, selected from a plurality of instructions which are assigned to the inputted instruction code in advance of program execution in accordance with a combination of the information and the inputted instruction code (Column 2, Lines 4-10, based on an opcode, an instruction is selected and executed).

9. As per Claim 17, Bosshart teaches: The information processing unit according to claim 16, wherein the decoder circuit determines an instruction to be executed selected

Art Unit: 2183

from a plurality of executable instructions (Column 2, Lines 4-10), and the plurality of executable instructions are sorted into a plurality of instruction groups in advance of program execution (Column 3, Line 57 – Column 4, Line 1, the groups are assigned at system boot-up from a pre-programmed memory) and each instruction is given with an instruction code different from others within the same instruction group (Figure 3D, and Column 5, Lines 51-53, every microinstruction has its own unique opcode as well).

10. As per Claim 18, Bosshart teaches: The information processing unit according to claim 16, wherein said decoder circuit determines an instruction to be executed, based on the inputted global instruction code only, irrespective of the information corresponding to the history of instruction codes, when the global instruction code is inputted (Column 2, Lines 7-10).

11. As per Claim 23, Bosshart teaches: The information processing unit according to claim 11, wherein each instruction group is given with a group code which is different than the group codes from other groups in advance of program execution, and the group code corresponding to the inputted instruction code is determined based on the history of the inputted instruction code (Column 8, Lines 39-42).

12. As per Claim 24, Bosshart teaches: The information processing unit according to claim 14, wherein the information corresponding to the history of inputted instruction codes is a group code for selecting said instruction group (Column 8, Lines 39-42).

13. As per Claim 25, Bosshart teaches: The information processing unit according to claim 17, wherein the information corresponding to the history of inputted instruction codes is a group code for selected said instruction group (Column 8, Lines 39-42).

***Claim Rejections - 35 USC § 103***

14. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

15. Claims 19-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bosshart, in view of Patterson et al. (herein Patterson).

16. As per Claim 19, Bosshart teaches: An information processing unit,  
a decoder circuit uniquely determining an instruction to be executed selected from a plurality of executable instructions based on an inputted instruction code and a group code corresponding to a history of the inputted instruction codes (Column 2, Lines 4-10, based on an opcode, an instruction is selected and executed), and  
a processor element executing an operation corresponding to a control signal provided from said decoder circuit (Figure 1, the processor), and  
wherein said decoder circuit comprises:

a code linkage part linking said group code with the inputted instruction code (Column 2, Lines 4-10);

an internal decoder part determining an instruction to be executed in accordance with an internal instruction code to be supplied (Column 2, Lines 10-17, the microinstruction instruction code (See Figure 3d)); and

wherein said plurality of executable instructions are sorted into a plurality of instruction groups assigned by the group code in advance of program execution (Column 3, Line 57 – Column 4, Line 1, the groups are assigned at system boot-up from a pre-programmed memory), and the executable instruction includes an alias instruction to which an instruction belonging to the other instruction group can be assigned in advance to an internal instruction code (Column 3, Lines 34-38), but fails to explicitly teach:

comprising a plurality of processors on one chip, each processor capable of executing instructions independently.

Bosshart teaches a superscalar machine which can execute multiple instructions in one clock cycle, but does not teach having multiple processors in this system. However, Patterson teaches that the practice of using multiple processors is having a bigger role, due to being able to increase performance at a minimum of cost, and that the complexity of making processors more superscalar becomes a barrier (Pages 635-636). Given the advantage of increased performance for reduced cost, it would have been obvious to one of ordinary skill in the art to apply Bosshart's invention to a machine with multiple processors, to further increase parallelism.

17. As per Claim 20, Bosshart teaches: The information processing unit according to claim 19, wherein each of said processors further comprises a group register storing the group code, which is set up based on the history of the inputted instruction code (Figure 8, Macroinstruction read buffer 140).

18. As per Claim 21, Bosshart teaches: The information processing unit according to claim 20, wherein each of said processors further comprises a lookup table prescribing a change in a rule of the group code stored in said group register (Column 2, Lines 9-10).

19. As per Claim 22, Bosshart teaches: The information processing unit according to claim 21, wherein said lookup table is set up with a combination of an instruction mask for setting a mask bit, an instruction code for comparing the internal instruction code, and the changed group code (Column 3, Lines 34-38).

### ***Response to Arguments***

2. Applicant's arguments, have been fully considered and are persuasive.

Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Bosshart.

***Conclusion***

3. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to ROBERT E. FENNEMA whose telephone number is (571)272-2748. The examiner can normally be reached on Monday-Friday, 8:30-6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2183

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Eddie P Chan/  
Supervisory Patent Examiner, Art Unit 2183

Robert E Fennema  
Examiner  
Art Unit 2183

RF